

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants

Vito Fabbrizio et al.

Application No.

10/631,323

Filed

July 31, 2003

For

LOW-VOLTAGE, VERY-LOW-POWER CONDUCTANCE MODE

NEURON

Art Unit

: 2122

Docket No.

03-I-712 (850063.603RI)

Date

: May 19, 2005

Mail Stop Missing Parts Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents:

In accordance with 37 CFR 1.56 and 1.97 through 1.98, applicants wish to make known to the U.S. Patent and Trademark Office the references set forth on the attached Form PTO-1449. Copies of the cited U.S. patents and published patent applications are not required and accordingly have not been provided. Copies of all other cited references are enclosed. As to any reference supplied, applicants do not admit that it is "prior art" under 35 U.S.C. §§ 102 or 103, and specifically reserve the right to traverse or antedate any such reference, as by a showing under 37 C.F.R. § 1.131 or other method. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Applicants believe this Information Disclosure Statement has been timely filed, however, the Commissioner is authorized to charge any fee due by way of this Information Disclosure Statement to our Deposit Account No. 19-1090.

Respectfully submitted,
Seed Intellectual Property Law Group PLLC

E. Russell Tarleton
Registration No. 31,800

Enclosures:

Form PTO-1449 Cited References (29)

701 Fifth Avenue, Suite 6300 Seattle, Washington 98104-7092 Phone: (206) 622-4900

Fax: (206) 682-6031

D:\NrPortbl\iManage\JASONA\406861_1.DOC

FORM PTO-149 E U.S. DEPARTMENT OF COMMERCE (REV. 80) PATENT AND TRADEMARK OFFICE O3-I-712 (850063.603RI) 10/631,323

APPLICANTS

Vito Fabbrizio et al.

FILING DATE GROUP ART UNIT

July 31, 2003 2122

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	4,956,564	09/11/90	Holler et al.	307	201	
	AB	4,961,002	10/02/90	Tam et al.	307	201	
	AC	4,988,891	01/29/91	Mashiko	307	201	
·	AD	5,004,932	04/02/91	Nejime	307	201	
	AE	5,021,693	06/04/91	Shima	307	494	
	AF	5,021,988	06/04/91	Mashiko	364	807	
	AG	5,053,638	10/01/91	Furutani et al.	307	201	
	AH	5,056,037	10/08/91	Eberhardt	364	513	
	ΑI	5,101,361	03/31/92	Eberhardt	395	24	
	AJ	5,146,602	09/08/92	Holler et al.	395	23	
	AK	5,150,450	09/22/92	Swenson et al.	395	23	
	AL	5,155,377	10/13/92	Castro	307	201	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBE		DATE	COUNTRY	TRANSLATIO	
		DOCUMENT NUMBER	DATE	COUNTRI	YES	NO
	AM	0 349 007 B1	12/20/95	EP		

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

	O I I I I I I I I I I I I I I I I I I I
AN	Benson, R. et al., "UV-Activated Conductances Allow for Multiple Time Scale Learning," <i>IEEE Trans. on Neural Networks</i> 4(3):434-440, May 1993.
AO	Boser, B. et al., "An Analog Neural Network Processor with Programmable Topology," <i>IEEE J. of Solid State Circuits 26</i> (12):2017-2025, December 1991.
АР	Chandraksan, A. et al., "Low-Power CMOS Digital Design," <i>IEEE J. of Solid-State Circuits</i> 27(4):473-484, April 1992.
AQ	Cosatto, E. et al., "NET31K High Speed Image understanding System," in <i>Proc. Fourth Intl. Conf. on Microelectronics for Neural Networks and Fuzzy Systems</i> , IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 413-421.

EXAMINER

DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMENT OF COMMENT AND TRADEMA INFORMATION DISCLOSURE STATEMENT							ATTY. DOCKET NO. 03-I-712 (850063.603RI) APPLICANTS Vito Fabbrizio et al.	APPLICATION NO. 10/631,323				
	IN		Use several sheets if nec				FILING DATE GROUP ART UNIT July 31, 2003 2122					
					U.S.	PATENT I	DOCUMENTS					
*EXAMINER INITIAL		DO	CUMENT NUMBER		DATE		NAME	CLA	ss	SUBCLASS		DATE OPRIATE
	ВА	5,1	155,802	1	0/13/92	Mueller et	al.	395		24		
	ВВ	5,1	187,680	0:	2/16/93	Engeler		364		807		
	вс	5,2	202,956	0.	4/13/93	Mashiko		395		24		
	BD	5,2	248,956	0	9/28/93	Himes et a	al.	338		334		
	BE	5,2	256,911	1	0/26/93	Holler et a	ıl.	307		201		
	BF	5,258,657		1	1/02/93	Shibata et al.		307		201		
	BG	5,268,320		1:	2/07/93	Holler et a	ıl.	437 43		43		**************************************
	вн	5,274,746		1:	2/28/93	Mashiko		395		27		
	BI	5,298,796		0:	3/29/94	Tawel		307 20		201		
	BJ	5,299,286		0:	3/29/94	Imondi et	al.	395		27		
	вк	5,305,250		04	4/19/94	Salam et a	1.	364		807		
	BL	5,336,937		0	8/09/94	Sridhar at	el.	307		201		
					FOREI	GN PATEN	T DOCUMENTS				·	
] 1	DOCUMENT NUMBER	₹ .	DATE	E COUNTRY				TRANSI	LATION NO	
	ВМ											
			ОТНЕ	R	PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	ges, Etc.,)			
	BN		1				r CMOS-Instrumentati			ier," <i>IEEE</i>	J. of S	olid-
			State Circuit							MOCA	1 N.	,
	во		The second of the second of				w Voltage Conductand -115, February 1996.	ce-ivio	ide C	MOS Ana	log Ne	uron,
	ВР		Graf, H. et al	٠, "	'A CMOS	Associativ	e Memory chip," in Pr					
			Newtworks, 1 – III-468.	И.	Caudill a	nd C. Butle	r (ed.), SOS Printing, S	San D	iego,	CA 1987,	pp. II	I-461
	BQ			., "	'A Reconf	igurable Cl	MOS Neural Network,	" IEE	E ISS	SCC, pp. 1	44-145	 j,
DY AND ID			February 199									
EXAMINE	K						DATE CONSIDERED					
* EXAMINE							nformance with MPEP 609. Draw with next communication to appli		ough c	itation if not in		

FORM PTO-1449 (REV.7-80))			DEPARTMENT OF ENT AND TRADEM							
			4 . TO 1 DIGGI OCUDE			APPLICANTS Vito Fabbrizio et al.					
	IN		1ATION DISCLOSURE Use several sheets if nec			FILING DATE GROUP ART UNIT					
						July 31, 2003 2122					
				U.S.	PATENT I	OCUMENTS			,		
*EXAMINER INITIAL		DO	CUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING IF APPRO		
	CA	5,3	343,555	08/30/94	Yayla et a	1.	395	24			
	СВ	5,3	396,581	03/07/95	Mashiko		395	24			
	сс	5,4	122,982	06/06/95	Pernisz		395	24			
	CD	5,2	144,821	08/22/95	Li et al.	·	395	24			
_	CE	5,4	175,794	12/12/95	Mashiko		395	24			
	CF	5,5	509,105	04/16/96	Roenker e	Roenker et al.		24			
	CG	5,615,305		03/25/97	Nunally	Nunally		24			
	СН	5,704,014		12/30/97	Marotta et	Marotta et al.		24			
	CI	6,032,040		02/29/00	Fabbrizio	Fabbrizio et al.		15			
FOREIGN PATENT DOCUMENTS											
			DOCUMENT NUMBER	DATE		COUNTRY			TRANSL YES	ATION NO	
	Cl										
			ОТНЕ	R PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	ges, Etc.)				
	СК					omicron Mismatch Mo	del to P	Practical IC D	esign,"	in	
			Proc. of the C			, 1994. ainable Artificial Neur	al Netu	vork (FTANIN	Dwith 1	10240	
<i>4</i>	CL				-	<i>IJCNN</i> , pp. 2.191-2.19			i jwitii i	10240	
	СМ		Hollis, P. et a	l., "Artificia	al Neural No	etworks Using MOS A	nalog N	Multipliers," I	EEE J.	of	
			Solid-State C	-							
	CN		Charles a second			ement and Its Applica DM-29(12):1799-1808,			age Co	ding,"	
	со					VLSI-Implementation			al Netv	work	
	CO				•	d Visual Quality Contr					
					leural Netw	orks and Fuzzy System	s, Turii	n, Italy, Septe	mber 2	6-28,	
			1994, pp. 354			11 1 77 1 1 22 21			1	41	
	СР				-	illel Handwritten Charantion 28(3):293-301,		ecognition Ba	sed on	ine	
EXAMINE	R		Distance 11al	ioioiiii, 1 ai	icin Recog	DATE CONSIDERED	1773.				
* EXAMINE	ER:	nitial	if reference consider	ed, whether or no	t criteria is in cor	nformance with MPEP 609. Draw	v line throu	igh citation if not in			
		onfo	rmance and not consi	dered. Include co	py of this form v	vith next communication to appli	cant(s).				

FORM PTO-1449 (REV.7-80))		. DEPARTMENT OF		ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323						
(1.2			MITTING TO THE	IAIG 01.102	APPLICANTS		10/631,323	·			
	IN	FORMATION DISCLOSURI			Vito Fabbrizio et al.						
		(Use several sheets if ne	cessary)		FILING DATE GROUP ART UNIT						
		•			July 31, 2003		2122				
			U.S.	PATENT	DOCUMENTS						
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING IF APPRO	DATE OPRIATE		
	DA										
			FOREI	GN PATE	NT DOCUMENTS						
		DOCUMENT NUMBE	R DATE		COUNTRY			TRANSL	NO		
	DB										
	L	ОТИ		DT a dedicate	The Property of Particular Property of Partic	F(-)					
		 			Author, Title, Date, Pertinent Pag			- 1			
	DC		· ·		e as a Reconfigurable A	_		Neurai			
					10.3.1-10.3.4, Decemb						
	DD	1	Kramer, A. et al., "Ultra-Low-Power Analog Associative Memory Core Using Flash-								
			EEPROM-Based Programmable Capacitors," in <i>Proc. of the 1995 Intl. Symposium on Low</i>								
	\vdash		Power Design, Assoc. for Computing Machinery, Dana Point, CA, 1995, pp. 203-208.								
	DE		Kramer, A. et al., "Flash-Based Programmable Nonlinear Capacitor for Switched-Capacitor Implementations of Neural networks," <i>IEDM Tech. Dig.</i> , pp. 17.6.1-17.6.4, December 1994.								
					ogies for Silicon Audito	_			1777.		
	DF	14(3):7-15, J	*	.15 I CCIIIICI	ogles for billeon Addia	Diy ivio	ucis, ibbb ii	TICIO			
				oating-Gat	e Synapses for General	-Purpos	se VLSI Neur	 al			
	DG		•	•	cuits and Systems 38(6)	-					
	DH				n of New Superconduct						
	"	1 -	•		tions on Applied Super	_		_	h		
		1994.									
	DI	Sage, J. et al	., "An Artific	cial Neural	Network Integrated Cir	rcuit Ba	ased on MNO	S/CCE)		
		Principles,"	in <i>Proc. Con</i>	f. Neural λ	letworks for Computing	z, J.S. D	enker (ed.), A	Amer. I	nst. of		
		Physics, Sno	wbird, UT, 1	986, pp. 3	81-385.			·			
	DJ	Satyanaraya	1a, S. et al., "	'A Reconfi	gurable VLSI Neural N	letwork	," IEEE J. So	lid-Sta	te		
		Circuits 27(1):67-81, Jan	uary 1992.							
	DK	Seevinck, E.	et al., "A Ve	rsatile CM	IOS Linear Transcondu	ctor/Sq	uare-Law Fur	nction			
					ts SC-22(3):366-377, Ju						
	DL		•		nalog Storage Device, v		• •		in		
TO A NATIONAL	<u></u>	Neural Netw	orks," <i>IEEE</i>	Trans. on I	Electron Devices 39(6):	:1410-1	419, June 199	92.			
EXAMINE	K				DATE CONSIDERED						
* EXAMINE					onformance with MPEP 609. Draw		igh citation if not in				
		onformance and not cons	idered. Include co	py of this form	with next communication to applic	cant(s).					

Date: May 19, 2005

FORM PTO-1449 (REV.7-80))		EPARTMENT OF CO		ATTY. DOCKET NO. APPLICATION NO. 03-I-712 (850063.603RI) 10/631,323						
					APPLICANTS		10/0	751,525			
	INI	FORMATION DISCLOSURE S	TATEMENT		Vito Fabbrizio et al.						
		(Use several sheets if neces			FILING DATE GROUP ART UNIT			UP ART UNIT			
					July 31, 2003		212	2			
			U.S. F	PATENT	DOCUMENTS						
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLA	ss	SUBCLASS	FILING DATE IF APPROPRIATE		
	EA										
	ЕВ										
	EC		-								
	ED										
	EF										
	EF										
	EG									2	
			FOREIG	N PATEN	NT DOCUMENTS						
	_	DOCUMENT NUMBER	DATE		COUNTRY					LATION NO	
	ЕН										
	EI										
	EJ										
	·	OTHER	PRIOR AR	T (Including	Author, Title, Date, Pertinent P	ages, Etc.)		<u> </u>		
	EK				vevices, 2 ed., Wiley, 1			3,			
		Tomasini S a	+ a1 "D/W/	dontivo l	mage Grabber with A	nolog	Moti	on Vector	Estimo	tor at	
	EL		•	•	•	. •	MOU	on vector	ESHIII	ioi ai	
					pers, pp. 94-95, 425, 1			C1-4 C			
	EM				Neuron Circuit based			_			
	1	Comparator St	ructure," IEI	CE Trans	s. on Fundamentals oj	Electi	ronic	s, Comm. o	and		
		Computer Scie	nces E75-A(7):937-94	13, July 1992.						
	EN	White, M. et a	l., "Electrica	lly Modif	iable Nonvolatile Syn	apses	for N	leural Netv	vorks,	' <i>IEEE</i>	
	- Ci	Intl. Symposius	m on Circuit	s and Svs	tems 2:1213-1216, M	av 198	9.				
EXAMINE	R				DATE CONSIDERED						
* EXAMINE	R: I	nitial if reference considered	i, whether or not c	riteria is in co	nformance with MPEP 609. Dr	w line th	rough c	itation if not in			
					with next communication to ann						